论文文献翻译成英文 20积分 不够可以在给 谢谢

FPGA的集成度很高,其器件密度从数万系统门到数千万系统门不等,可以完成极其复杂的时序与组合逻辑电路功能,适用于高速、高密度的高端数字逻辑电路设计领域。新型的FPGA规模越来越大,成本越来越低。高性价比使可编程逻辑器件在硬件设计领域扮演着日益重要的角色。低端的FPGA己经逐步取代74系列等传统数字元件,高端的FPGA也在不断地夺取ASIC的市场份额。越来越多的高端FPGA产品将包含DSP或CPU等处理器内核,从而FPGA将由传统的硬件设计手段逐步过渡为系统级设计平台;FPGA与传统ASIC进一步融合,将包含功能越来越丰富的硬核(Hard IP Core)并通过结构化技术加快占领部分ASIC市场;低成本FPGA的密度越来越高,价格越来越合理。可以预见FPGA将逐步成为复杂数字电路设计的理想首选器件。大容量、高速度的FPGA的出现,克服了AS1C设计的诸多不足。其最大不同在于FPGA设计中没有用户专门的定制生产过程,而是通过以二进制比特流形式下载到芯片中来进行配置。在这些FPGA中,一般都内嵌有可配置的高速RAM,PLL,LVDS,LVTTL以及硬件乘法累加器等DSP模块。用FPGA来实现数字信号处理可以很好地解决并行性和速度问题,而且其灵活的可配置特性,使得FPGA构成的DSP系统非常易于修改、测试及硬件升级。FPGA构成的数字信号处理系统已经在实时图像处理、无线电通信系统、卫星导航设备等领域中得到了应用。FPGA配置模式FPGA有多种配置模式:并行主模式为一片FPGA加一片EPROM的方式;主从模式可以支持一片PROM编程多片FPGA;串行模式可以采用串行PROM编程FPGA;外设模式可以将FPGA作为微处理器的外设,由微处理器对其编程。 如何实现快速的时序收敛、降低功耗和成本、优化时钟管理并降低FPGA与PCB并行设计的复杂性等问题,一直是采用FPGA的系统设计工程师需要考虑的关键问题。如今,随着FPGA向更高密度、更大容量、更低功耗和集成更多IP的方向发展,系统设计工程师在从这些优异性能获益的同时,不得不面对由于FPGA前所未有的性能和能力水平而带来的新的设计挑战。 例如,领先FPGA厂商Xilinx最近推出的Virtex-5系列采用65nm工艺,可提供高达33万个逻辑单元、1,200个I/O和大量硬IP块。超大容量和密度使复杂的布线变得更加不可预测,由此带来更严重的时序收敛问题。此外,针对不同应用而集成的更多数量的逻辑功能、DSP、嵌入式处理和接口模块,也让时钟管理和电压分配问题变得更加困难。 幸运地是,FPGA厂商、EDA工具供应商正在通力合作解决65nm FPGA独特的设计挑战。不久以前,Synplicity与Xilinx宣布成立超大容量时序收敛联合工作小组,旨在最大程度帮助地系统设计工程师以更快、更高效的方式应用65nm FPGA器件。设计软件供应商Magma推出的综合工具Blast FPGA能帮助建立优化的布局,加快时序的收敛。
2026年09月25日 09:53
有1个网友回答
网友(1):

The FPGA integration rate is very high, its component density from tens of thousands of system gates to the number surely system gate different, may complete the extremely complex succession and the combinatory logic electric circuit function, is suitable high speed in, the high density high end numeral logic circuit design domain.The new FPGA scale is more and more big, the cost is more and more low.The high performance-to-price ratio causes the programmable logical component to act day by day the important role in the hardware design domain。More and more many will carry the FPGA product to contain processor essences high and so on the DSP or CPU, thus FPGA gradually will transit by the traditional hardware design method for the system-level designs the platform;FPGA and traditional ASIC further fuses, will contain the function more and more rich hard core (Hard IP Core) and speeds up the occupation part ASIC market through the structurized technology; The low cost FPGA density is more and more high, the price is more and more reasonable.Might foresee FPGA gradually to become the ideal first choice component which the complex digital circuit will design.Large capacity, high velocity FPGA appearance, has overcome AS1C design many insufficiencies.Large capacity, high velocity FPGA appearance, has overcome AS1C design many insufficiencies.Its is most greatly different lies in the FPGA design not to have the user special to have custom-made the production process, but is through downloads by the binary bit manifold type to the chip in carries on the disposition.In these FPGA, generally all in inlays high speed RAM, PLL, LVDS, LVTTL as well as which has may dispose DSP modules and so on hardware the multiplication accumulator……

累死我了!给你个网址叭!http://tran.httpcn.com/